

Optimus/UMA Schematics Document

Sandy Bridge

Intel PCH

2010-11-09

REV : SD

DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
MADISON:DIS MADISON platform installed
Colay :Manual modify BOM
MUX : PX

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number



LA57

Rev

SD

Date: Friday, December 10, 2010

Sheet 1 of 103



Block Diagram

(UMA/Optimus co-lay)

Project code : 91.4IH01.001
PCB P/N : 48.4IH01.0SA
Revision : 10254-SA

SYSTEM DC/DC RT8208B 48		CPU DC/DC NCP6131 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC UP6111CQHC 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC UP6183AQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC UP6111C 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 DDR_VREF_S3

SYSTEM DC/DC NCP5911 44	
INPUTS	OUTPUTS
DCBATOUT	VCC GFXCORE

VGA RT8208B 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE


TI CHARGER BQ24745 40	
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT

LDO RT9025 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0

SYSTEM DC/DC G9091-180T11U 24,93	
INPUTS	OUTPUTS
3D3V_S5 3D3V_S0	1D5V_S5 1D8V_VGA_S0

LDO RT9026 46	
INPUTS	OUTPUTS
5V_S5	0D75V_S0

PCB LAYER	
L1:Top L2:GND L3:Signal L4:Signal	L5:VCC L6:Signal L7:GND L8:Signal



A B C D E
PCH Strapping Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Processor Strapping Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_SFPCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB	
Device			Address	Hex Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Table of Content			
Size A3	Document Number	Rev	SD
Date: Friday, December 10, 2010	LA57	Sheet 3 of	103

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.


Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.


NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

delete R404&RN 401 @20100630



PCI EXPRESS* - GRAPHICS

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.





NOTE.
If PEG is not implemented, the RX&TX pairs can be left as No Connect




PEG Static Lane Reversal

62.10055.321
2ND = 62.10053.601


SSID = CPU



- XDP_PREQ# >>> XDP_PREQ# 11
- XDP_PRDY# >>> XDP_PRDY# 11
- XDP_BPM0 >>> XDP_BPM0 11
- XDP_BPM1 >>> XDP_BPM1 11
- XDP_BPM2 >>> XDP_BPM2 11
- XDP_BPM3 >>> XDP_BPM3 11
- XDP_BPM4 >>> XDP_BPM4 11
- XDP_BPM5 >>> XDP_BPM5 11
- XDP_BPM6 >>> XDP_BPM6 11
- XDP_BPM7 >>> XDP_BPM7 11
- XDP_TDO >>> XDP_TDO 11
- XDP_TDI >>> XDP_TDI 11
- XDP_TRST# >>> XDP_TRST# 11
- XDP_TCLK >>> XDP_TCLK 11
- XDP_TMS >>> XDP_TMS 11
- XDP_DBRESET# >>> XDP_DBRESET# 11,19



SSID = CPU



62.10055.321

2ND = 62.10053.601

62.10055.321



2ND = 62.10053.601

<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (DDR)	
Size	Document Number	Rev		SD
A3	LA57			
Date:	Friday, December 10, 2010	Sheet	6	of 103


SSID = CPU



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

SSID = CPU

PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity

POWER

SANDY

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

VCC_CORE

CPU1F
AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

VCCIO
AH13
AH10
AG10
Y10
U10
P10
J14
J13
J12
J11
H14
H12
G14
G13
G12
F14
F13
F12
E11
E14
E12
VCCIO
E11
D14
D13
D12
D11
C14
C13
C12
C11
B14
B12
A14
A13
A12
A11
VCCIO
J23

VCCIO Output Decoupling Recommendation:
2 x 330 uF (3 x 330 uF for 2012 capable designs)
5 x 22 uF & 5 x 0805 no-stuff at Bottom
7 x 22 uF & 2 x 0805 no-stuff at Top

No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.

R804 need to close to CPU

H_CPU_SVIDDAT R804 130R2F-1-GP
S-HS_20100610 V1.0

R801, R802 need to close to CPU

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size Custom
Date Friday, December 10, 2010
Document Number
LA57
Sheet 8 of 103
Rev
SD


CPU (VCC CORE)

SSID = CPU

VAXG Output Decoupling Recommendation:
2 x 470 uF at Bottom Socket Edge
2 x 22 uF at Top Socket Cavity
4 x 22 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge




Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

POWER



VAXG_SENSE AK35
VSSAXG_SENSE AK34


Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V_SM_VREF_CNT should have 10 mil trace width

AL1 +V_SM_VREF_CNT <<< +V_SM_VREF_CNT 37


Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.

PROCESSOR VDDQ: 10A





VDDQ Output Decoupling Recommendation:
1 x 330 uF
6 x 10 uF

PROCESSOR VCCSA: 6A




VCCSA Output Decoupling Recommendation:
1 x 330 uF
2 x 10 uF at Bottom Socket Cavity
1 x 10 uF at Bottom Socket Edge



20100721 standard schematic update

Close to CPU





S-HR_20100609 V1.0



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (VCC GFXCORE)	
Size	Document Number	Rev	SD
A3	LA57		
Date:	Friday, December 10, 2010	Sheet	9 of 103

SSID = CPU





<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number

LA57

Rev

SD

Date: Friday, December 10, 2010

Sheet 11 of 103

(Blanking)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	12 of	103







(Blanking)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	13	of 103

SSID = MEMORY



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32




Layout Note:
Place these Caps near
SO-DIMMA.

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
DDR3-SODIMM1			
Size Custom	Document Number		Rev
	LA57		SD
Date:	Friday, December 10, 2010	Sheet 14 of	103

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



PART NUMBER	Height	TYPE
62.10017.Q31	9.2mm	STANDARD
62.10017.N11	9.2mm	REVERSED

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

Title			
DDR3-SODIMM2			
Size Custom	Document Number		Rev
	LA57		SD
Date:	Friday, December 10, 2010	Sheet 15 of	103

(Blanking)

<Core Design>

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2


Size
A4

Document Number
LA57

Rev
SD

Date: Friday, December 10, 2010

Sheet 16 of 103






<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


SSID = PCH

20100725 Annie modify




BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)














20100720 SW



65,71 CLK_PCL_LPC
20 CLK_PCL_FB
27 CLK_PCL_KBC



20100629



CRB : 2.2K
CEKLT: 1K

DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH


Danbury Technology:
Disabled when Low.
Enable when High.

USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	X
1	USB Ext. port 1 (Left Side)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	E-SATA /USB Ext. port 4
9	USB Ext. port 2(CardReader BD)
10	USB Ext. port 3(RJ45_BD)
11	Mini Card1 (WLAN)
12	CAMERA
13	X

SW programming USB_OC#12_13 for USB 9



20101019 modify

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (PCI/USB/NVRAM)	
Size	Document Number	LA57		Rev
A3				SD
Date: Friday, December 10, 2010		Sheet 18 of 103		

SSID = PCH



4 DMI_RXN[3:0] <<<<
4 DMI_RXP[3:0] <<<<
4 DMI_TXN[3:0] <<<<
4 DMI_TXP[3:0] <<<<

FDI_TXN[7:0] 4
FDI_TXP[7:0] 4







Deep S4/S5 Supported

Deep S4/S5 Not Supported



Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.




S0_PWR_GOOD after PM_SLP_S3# delay 200 ms



- For platforms not supporting Deep S4/S5
- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 - 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 - 3.SLP_SUS# and SUSACK# are left as 'no connect'
 - 4.SUSWARN# used as SUSPWRDNACK/GPIO30





SSID = PCH




- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2

if more than 2 PCI clocks + PCI loopback are routed.

SSID = PCH




INTVRMEN- Integrated SUS
1.05V VRM Enable
High - Enable internal VRs
Low - Enable external VRs




Flash Descriptor Security Override	
HDA_SDO	Low = Default High = Enable


No Reboot Strap	
HDA_SPKR	Low = Default High = No Reboot






PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V




20100629 SA



PCH_JTAG TMS	R2118	210R2F-L1-GP
PCH_JTAG TDI	R2119	210R2F-L1-GP
PCH_JTAG TDO	R2120	210R2F-L1-GP
PCH_JTAG TMS	R2115	100R2F-L1-GF-U
PCH_JTAG TDI	R2116	100R2F-L1-GF-U
PCH_JTAG TDO	R2117	100R2F-L1-GF-U
PCH_JTAG TCK BUF	R2121	4K7R2J-2-GP




Move Cap close to Device or Connector.




SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218


	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY






GPI027 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



20100720 SW




20100725




Cougar Point

GPIO

NCTF



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.



20100729 follow Annie CRB

FDI TERMINATION VOLTAGE OVERRIDE	
GPI037 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPI036 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.


Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT] LOW (R2211)- ENABLED

GPI08 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

PLL ON DIE VR ENABLE	
NOTE: This signal has a weak internal pull-up 20K	
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT	
DISABLED -- LOW (R2212 STUFFED)	

<Core Design>		
Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	PCH (GPIO/CPU)	
Size	Document Number	Rev
A3	LA57	SD
Date	Friday, December 10, 2010	Sheet 22 of 103

SSID = PCH 6A



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (POWER1)

Size
A3

Document Number


LA57

Date: Friday, December 10, 2010

Sheet 23 of 103



Rev	5
-----	---

SSID = PCH



<div style="text-align: right;">DY</div> <div style="text-align: left;"><Core Design></div>	
Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
PCH (POWER2)	
Size A3	Document Number <div style="text-align: center; font-size: 1.5em;">LA57</div>
Date: Friday, December 10, 2010	Rev <div style="text-align: center; font-size: 1.5em;">SD</div>
Sheet 24	of 103

SSID = PCH



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (VSS)

Size A3

Document Number **LA57**

Date: Friday, December 10, 2010

Rev **SD**

Sheet 25 of 103

blanking

<Core Design>

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Size
A3

Document Number
LA57

Date: Friday, December 10, 2010

Rev
SD


Sheet 26 of 103



SSID = Thermal


Thermal sensor

Close to PCH on top side.






between CPU, VGA and DIMM on bottom side

T8




CPU TEMP:

H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.



pin6, ALERT# OD
pin7, SYS_SHDN# OD




LA57 UMA

Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Thermal P2800/Fan Controller P2793

Size A3 Document Number
LA57

Date: Friday, December 10, 2010 Sheet 28 of 103



LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Codec ALC272


Title				
Codec ALC272				
Size	Document Number			Rev
Custom	LA57			SD
Date	Friday, December 10, 2010	Sheet	29	of 103

blanking

LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>reserved</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	30	of 103



<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RTS5159 (CARD READER)		
Size A3	Document Number LA57	Rev SD
Date: Friday, December 10, 2010	Sheet 32 of 103	

(Blanking)

<Core Design>











<div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 33 of 103

(Blanking)


<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	34 of	103






Power Sequence







SSID = Reset.Suspend


Run Power





20100725 modify
5 S3 Power Reduction X01 20091111








<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		DCIN_JACK	
Size	Document Number	LA57	Rev
			SD
Date: Friday, December 10, 2010		Sheet 38	of 103





SSID = PWR.Plane.Regulator_5v3p3v




<Core Design>






TPS51218 for 1D05V




<Core Design>

Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title TPS51218_1D05V		
Size	Document Number	Rev
		SD
Date: Friday, December 10, 2010	Sheet 45 of 103	



RT9026 for 0D75V_S3




<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

TPS51128 1D5V & RT9026FPF-GP 0D75V

Title	Document Number	Rev
Size		SD
Date: Friday, December 10, 2010	Sheet 46 of 103	


RT8015B for 1D8V_S0



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		1D8V_RT9025	
Size	Document Number	LA57	
Date	Friday, December 10, 2010	Sheet	47 of 103
Rev	SD		





VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

SSID = VIDEO

LVDS CONNECTOR




For EMI request
Close to LVDS connector




Close Connector


Panel BL brightness/Power En/BL En



CAMERA POWER



SSID = VIDEO




<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

LCD Connector

Size	Document Number	Rev
A3	Huron River	SD
Date:	Friday, December 10, 2010	Sheet 49 of 103




CRT DDCDATA & DDCCLK level shift


Pull High 5V Design on CRT Board

500mA
FUSE-1D1A6V-4GP-U
69.50007.691
2nd = 69.50007.771
83.R5003.C8F
2ND = 83.R5003.H8H
3rd = 83.5R003.08F

CRT Hsync & Vsync level shift



CRT RGB





<Core Design>

Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CRT Connector		
Size	Document Number	Rev
A4	Huron River	SD
Date:	Friday, December 10, 2010	Sheet 50 of 103

HDMI CONNECTOR

Close to HDMI Connector



(Blanking)

(Blanking)

<Core Design>

<div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>S-VIDEO</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 53 of 103

(Blanking)

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	54	of 103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.





<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title					ITP						
Size	A4	Document Number			LA57			Rev		SD	
Date:	Friday, December 10, 2010				Sheet	55	of	103			

SSID = SATA


SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD







SUPPORT ZERO SATA ODD

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
HDD/ODD			
Size A3	Document Number	Rev	SD
LA57			
Date: Friday, December 10, 2010	Sheet 56	of	103



<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title E-SATA/LUSB		
Size A3	Document Number LA57	Rev SD
Date: Friday, December 10, 2010	Sheet 57 of 103	

INTERNAL STEREO SPEAKERS



Reserved

<Core Design>

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

LA57

Date

Friday, December 10, 2010

Rev

SD

Sheet


59

of


103

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH




SSID = RBATT




SSID = USB


RJ45_USB Board USB Power



I/O Board USB Power




Left Side USB Power Switch



SSID = User.Interface
Bluetooth Module conn.

Bluetooth Module




LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Bluetooth	
Size	Document Number		Rev	
A4	LA57		SD	
Date:	Friday, December 10, 2010		Sheet	63 of 103

Finger Printer Connector

LA47 change to 3D3V_S0



LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A4

Document Number

LA57



Rev
SD

Date: Friday, December 10, 2010

Sheet 64 of 103

SSID = Wireless

Mini Card Connector(WWAN)



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size

Document Number

LA57


Rev

SD


Date: Friday, December 10, 2010

Sheet 66 of 103

WWAN



20.10073.001




1015 SB : add this

<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title SIM CARD		
Size A3	Document Number LA57	Rev SD
Date: Friday, December 10, 2010	Sheet 67	of 103

SSID = KBC


Internal KeyBoard Connector





ID KEY MATRIX	SENSE			
	27	28	29	30
	ID0	ID1	ID2	GND
US	GND	GND	X	GND
GB	GND	X	X	GND
JP	X	GND	X	GND

---<<<KROW[0..7] 27

--->>>KCOL[0..17] 27




SSID = Touch.Pad



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Key Board/Touch Pad			
Size	Document Number	Rev	
A3	LA57	SD	
Date:	Friday, December 10, 2010	Sheet	69 of 103



LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Dubug connector		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	71 of	103

(Blanking)

LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A4	Document Number LA57	Rev SD
------------	--------------------------------	------------------

(Blanking)

LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	73 of	103




LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CARD Reader CONN

Size A4	Document Number LA57	Rev SD
------------	--------------------------------	------------------



LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<i>New Card</i>		
Size A4	Document Number LA57	Rev SD
Date: Friday, December 10, 2010		Sheet 75 of 103

(Blanking)

LA57 UMA

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number LA57	Rev SD
------------	-------------------------	-----------

(Blanking)



LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	77 of	103

LED Bord CONN.


The diagram illustrates the electrical connections for the LED board. It features two main LED sections: LAB57 (top) and LZ57 (bottom). Each section includes a 300V 50Hz AC input, a 27.68kΩ resistor, a 27.68kΩ capacitor, a 21kΩ resistor, and a 21.68kΩ resistor. The LAB57 section also includes a 300V 50Hz AC input, a 27.68kΩ resistor, a 27.68kΩ capacitor, a 21kΩ resistor, and a 21.68kΩ resistor. The LZ57 section includes a 300V 50Hz AC input, a 27.68kΩ resistor, a 27.68kΩ capacitor, a 21kΩ resistor, and a 21.68kΩ resistor. The diagram shows the connection of various components including resistors, capacitors, and LEDs to the board.



LZ57 => Analog Mic => Add analog circuit.
LA57 => Digital Mic

[illegible]


G-Sensor



STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.



	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title G-Sensor		
Size Custom	Document Number LA57	Rev SD
Date: Friday, December 10, 2010	Sheet 79	of 103

(Blanking)

LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	80	of 103

(Blanking)


LA57 UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	81	of 103

20100728 swap net

RJ45_USB CONN.



























Card Reader Board CONN.





LA57 UMA

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
IO Board Connector		
Size	Document Number	Rev
A3	LA57	SD
Date:	Friday, December 10, 2010	Sheet 82 of 103




[illegible]



HDMI Interface




DC tolerance $\pm 75\text{mV}$
AC tolerance $\pm 50\text{mV} < 100\text{MHz}$




EDP 50A
(TDP 37W)




LA57 UMA



FB CMD mapping Mode D-N12x





DG requires 4x0.1uF and 8x1.0uF per VRAM chip





VIDEO FRAME BUFFER PORT A

LA57 UMA			
Wistron Corporation			
21F, 6B, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.			
Title: VRAM CHANNEL-A			
Size: A2	Document Number: LA57	Rev: SD	
Date: Friday, December 10, 2010	Sheet: 88	of: 103	






FB CMD mapping Mode D-N12x




VIDEO FRAME BUFFER PORT A

<Core Design>




Wistron Corporation		
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.		
Title		
VRAM CHANNEL-A		
Size	Document Number	Rev
A2	LA57	SD
Date:	Friday, December 10, 2010	Sheet 89 of 108




DG requires 4x0.1uF and 8x1.0uF per VRAM chip



VIDEO FRAME BUFFER PORT C



SSID = PWR.Plane.Regulator_GFX

[illegible][illegible]

check layout
1D05V_VGA_S0
3.6V

1D05V_VTT

U8302

8
7
6
5
4
3
2
1

AO468B-GP
84.04468.037
2nd = 84.04800.D37
OPS


[illegible]

(Blanking)

(Blanking)

LA57 UMA

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CRT Switch		
Size A3	Document Number LA57	Rev SD
Date: Friday, December 10, 2010	Sheet 95 of	103




LA57 UMA


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>TOUCH PANEL</i>		
Size	Document Number				Rev
A4	LA57				SD
Date: Friday, December 10, 2010			Sheet	96	of 103

CPU Plate



VGA Std-Off




Check test point







Test Point放在Dimm Door打開可量測處

Structure boss




MiniPCI Std-Off






1127 change

POWER TESTING POINT--TOP



POWER TESTING POINT--Bottom



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev
A3	LA57	SD
Date:	Sheet	of
Friday, December 10, 2010	97	103



5					4					3					2					1				
D																								
C																								
(Blanking)																								
B																								
A																								
															<Core Design>									
															Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.									
															Change History									
Size A4					Document Number LA57										Rev SD									
Date: Friday, December 10, 2010															Sheet 98 of 103									
5					4					3					2					1				

(AC mode)


[illegible]

The diagram illustrates the timing relationships between various power rails and KBC GPIOs during power-up and power-down sequences. Key signals and their timing requirements are as follows:


- Power Rails and Signals:**
 - `+RTC_VCC`, `PCB_KTCHST#`, `+PWR_SRC`, `+3.3V_RTC_LDO`, `KBC_PWRBTN_EC#`, `+KBC_PWR`, `05_ENABLE`, `+5V_ALN`, `+3.3V_ALN`, `+5V_ALN & +3.3V_ALN need meet 0.7V difference`, `+5V_ALN & +3.3V_ALN need meet 0.7V difference`, `+15V_ALN`, `3V_5V_FOK`, `PM_PWRBTN#`, `S05_PWR_DM_ACK`, `PCB_RSRST#`, `PCB_RSRCLK_KBC`, `DC PCB_RSRST#`, `PM_SLP_S4#`, `PM_SLP_S3#`, `PM_LAN_ENABLE`, `+3.3V_LAN`, `+1.5V_RUN`, `+V_DDR_REF(0.9V)`, `+5V_RUN`, `+3.3V_RUN`, `+5V_PCH_VCC5REF`, `+1.5V_VTT`, `+1.8V_RUN`, `0FX_CORE_EN(Discrete only)`, `+VGA_CORE(Discrete only)`, `1.0V_RUN_VGA_EN(Discrete only)`, `+1.0V_RUN_VGA_EN(Discrete only)`, `1.8V_VGA_RUN_EN(Discrete only)`, `+1.8V_RUN_VGA_EN(Discrete only)`, `+3.3V_RUN_VGA_EN(Discrete only)-->DY reserved`, `+3.3V_RUN_VGA_EN(Discrete only) -->Reserved for sequence`, `RUNPWR0K`, `+1.05V_VTT`, `1.5CPU_1.05VTT_PWRGD(after delay 1ms GP194-VDDPWRGD00_EC output for s3 reduction)`, `+0.75V_DDR_VTT`, `H_VTTPWRGD`, `+1.05V_VTT`, `0FX_VR_EN(UMA only)`, `+CPU_0FX_CORE(UMA only)`, `1.5CPU_1.05VTT_PWRGD`, `IMVP_VR_ON`, `+VCC_CORE`, `CLK_CPU_BCLK`, `CLKIN_BCLK(from CK55) stable`, `CK_PWRGD`, `IMVP_PWRGD`, `PM_PWR0K`, `PM_DRAM_PWRGD (for S3 Reduction)`, `H_VTTPWRGD`, `PM_PWR0K`, `+VCC_CORE`, `PLT_RST#`, `PLTRST_DELAY#`, `H_CPUST#`.
- Timing Requirements and Annotations:**
 - `EC_ENABLE# (GPIO15) keep low` and `KBC GPIO36 control` are noted for `EC_ENABLE#`.
 - `TPSS1125 to KBC GPIO46` and `PCH to KBC GPI94` are noted for `TPSS1125` and `PCH` signals.
 - `KBC GPIO43 to PCH` and `PCH to KBC GPIO01` are noted for `KBC GPIO43` and `PCH` signals.
 - `KBC GPIO16 to LAN` is noted for `PM_LAN_ENABLE`.
 - `KBC GPIO71 to RT8208B`, `KBC GPIO30 to APL5930`, `KBC GPIO66 to APL5930`, and `KBC GPI95` are noted for various core and VGA signals.
 - `TPSS1218 to KBC GPI34` is noted for `TPSS1218`.
 - `CPU to TPSS1611` is noted for `+1.05V_VTT`.
 - `UMA GFX Core Power` is noted for `+CPU_0FX_CORE(UMA only)`.
 - `KBC GPIO53 to ISL62883` is noted for `1.5CPU_1.05VTT_PWRGD`.
 - `CPU CORE Power` is noted for `+VCC_CORE`.
 - `ISL62883 to CLOCKGEN` and `ISL62884 to KBC GPIO14` are noted for `CLKIN_BCLK` and `CLK_CPU_BCLK`.
 - `KBC GPIO47 to PCH` is noted for `PM_PWR0K`.
 - `KBC LRESET#` and `KBC GPIO45` are noted for `PLT_RST#` and `PLTRST_DELAY#`.




PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

